От: D&R SoC NewsAlert [SoC-NewsAlert@design-reuse.com]
Отправлено: 21 сентября 2004 г. 12:53
Кому: Michael Dolinsky
Тема: D&R SoC News Alert - September 21, 2004
DR SoC News Alert
Design And ReuseDesign And ReuseDesign And Reuse
EETimes Network
September 21, 2004    


Welcome to issue of September 21, 2004 of D&R SoC News Alert, our email update to provide you with the latest news and information in the System-On-Chip Community.

SPONSORED BY: SYNOPSYS

FREE Seminars: Learn from the leading provider of standards-based IP about PCI Express, USB, SATA and AMBA on-chip bus. Join our IP experts at seminars throughout Europe to learn more about these standards and how DesignWare IP enables you to quickly add them to your chips. Click here to register now

CAN Bus Controller with Message Filter (Optimized for FPGA Implemetation) from Inicore, Inc.
DSP System Platform for Wireless and Digital Multimedia Applications from Ceva, Inc.
Low power, low cost, tile based rasterizer hardware IP Core solution targeting high performance battery powered devices such as media enabled mobile phones, PDAs and portable gaming units from Falanx Microsystems
Programmable Memory BIST Microcontroller from Mosaid Technologies
SafeXcel IP Content Inspection Engine, IP for Content Inspection Hardware Acceleration from SafeNet
USB 2.0 Device IP Core from ASICS World Services
Wanted IPs :
  • NTSC/PAL encoder
  • RS-485 Transceiver
  • Making SPI-4.2 Implementations More Efficient: Part 1
    Making SPI-4.2 Implementations More Efficient: Part 2
    FPGA design from the outside in
    Flash memory market to continue growth, researcher finds
    Nine reasons to adopt SystemC ESL design
    Semico Research Cites Consumer Caution for Slowing 2005 Semiconductor Market
    Verification IP complexity approaches design IP
    IP/SOC PRODUCTS
    Indian design house rolls IP verification suite
    Faraday Introduces PCI Express IP Solutions
    Faraday Introduces MPEG4/JPEG Multimedia Platform
    New Linux Support for the ARC 700 Configurable Core
    Faraday's USB 2.0 OTG High Speed IP Core Silicon Proven on UMC's 0.13 um Technology
    Brand new 32-bit RISC core: XAP3 ASIC processor liberates embedded systems industry with very high code density, low power and software flexibility
    Samsung Semiconductor offers SERDES Intellectual Property for high-speed ASIC designs
    CISSOID releases its High-temperature LDO Voltage Regulator Family (CHT-LDO)
    Imagination Technologies, a leader in system-on-chip intellectual property (IP), announces new IP for DVB-Handheld (DVB-H)
    STRUCTURED ASIC
    Faraday Uncovers New TEMPLATE Family That Achieves 0.13um Performance at 0.25um Production Cost
    Magma and ChipX Team to Deliver Unified RTL-to-GDSII Design Flow for Structured ASIC Platforms
    DEALS
    NemeriX Licenses CEVA GPS 4000 IP And Announces Assisted GPS Chipset Targeting Mobile Phone Market
    Zeevo choose LTRIM Power Management IP
    Daewoo Selects LSI Logic Dimension Processor for DVD/VCR Recorder Product Line
    SK Teletech licenses TTPCom's GPRS software and Ajar Platform
    Japan Radio Co. Licenses CEVA-Teak DSP Core For Baseband Radio Communications
    4i2i, an Aberdeen technology company, takes leap into space after securing deal with NASA
    BUSINESS
    Broadcom Acquires Alphamosaic Limited, a Leading Developer of Mobile Multimedia Processors for Cellular Phones
    The Fabless Semiconductor Association (FSA) announces 44 Percent YoY Worldwide Fabless Revenue Growth in Q2 2004
    Philips And Xilinx Collaborate In Design Of Low Cost PCI Express Solutions
    MindTree sees increased demand for Bluetooth integration into semiconductor chips
    Open-source cores to aid in system design
    FINANCIAL RESULTS
    Xilinx Business Update for September Quarter Fiscal 2005
    PEOPLE
    Monolithic System Technology, Inc. Strengthens Executive Team; Appoints Karen Lamar as Vice President of Sales and Marketing
    DESIGN SERVICES
    Accent Joins TSMC's Design Center Alliance
    Outsourcing to India shifts to R&D
    EMBEDDED SYSTEMS
    NEC Electronics Launches Industry's First High-Quality, One Chip Video Decoder
    Tharas Systems Awarded Key Patents on Hardware-Assisted Verification Technology
    Nazomi and CoreTek Announce High Performance Java and Multimedia Platform Solution for China's Mobile Phones
    FOUNDRIES
    Chartered pushing 65 nm ahead
    UMC Expands Embedded Memory Portfolio to Target Fast Growing Smart Card Market
    TSMC Ships One Million 0.13-Micron Eight Inch Equivalent Wafers
    Ricoh Extends Partnership with UMC to 90nm
    FPGA/CPLD
    Xilinx Simplifies Embedded Processing Design With New 6.3i Platform Studio
    OTHER
    New Board to Direct VSI Alliance
    Jungo Joins the ARM Connected Community

    SPONSORED BY: TEMENTO SYSTEMS

    Temento Systems, innovative provider of test, debug and verify solutions for FPGA and Hardware Platforms now offer two Edition of its DiaLite On-Chip Instrumentation tool. The new HDL Fault Finder IP included into the Power Edge Edition allows accurate monitoring and display of logic events contained into your HDL code. Designers have now the possibility to insert Watchpoints and Breakpoints on the instruments and into the code, and make it run concurrently to the instrumentation.

    Click here to know more about Temento






    IP/SOC 2004
    Grenoble, France
    December 8-9, 2004


    D&R Silicon IP / SoC Catalog :
    The world's largest directory of Silicon IP (Intellectual Property), SoC Configurable Design Platforms and SOPC Products from 200 vendors

    D&R Software IP Catalog :
    A catalog of Hardware dependent Software (HdS) ranging from embedded OS to Communication Stacks and Application Software

    D&R Verification IP Catalog :
    Speed up your verification of protocol-centric designs by finding the specific Verification IP you need (already more than 100 products listed !!!)



    Search for Silicon IP

    Search for Verification IP

    Search for Software IP

    Find an Expert

    Industry Articles

    Latest News

    Tool Demos

    Free IP Cores


    DESIGN AND REUSE S.A.

    Corporate Headquarters:
    12 rue Ampere
    BP 267
    38 016 Grenoble Cedex 1
    FRANCE
    Tel: +33 476 21 31 02
    Fax: +33 476 49 00 52

    US office:
    5600 Mowry School Road
    Suite 180
    Newark, CA 94560
    USA
    Tel: +1 510 656 1445
    Fax: +1 510 656 0995


    REGISTER:
    If this newsletter was forwarded to you by a colleague, you can have it sent directly to you at no cost. To register for D&R SoC News Alert, go to: http://www.us.design-reuse.com/users/signup.php

    UPDATE YOUR PROFILE / UNSUBSCRIBE :
    You are subscribed as dolinsky@gsu.by and you receive this Alert once a week in html format.

    * If you wish to unsubscribe, you can do it there

    * If you need to change the e-mail address at which you receive this newsletter, you can do it there

    * If you need to update your user profile for receiving this letter on another time basis or in another format, you can do it there

    The SoC News Alert can be delivered :
    - Twice a week, once a week or once a month
    - In html or text format

    COMMENTS / SUGGESTIONS / QUESTIONS:
    Anything about the contents of this alert can be directed to : support@design-reuse.com

    PASS IT ON. . .
    Feel free to forward this newsletter to your colleagues.